 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| SS6383A(G) 2A DDR Termination Regulator FEATURES Source and sink current capability of 2A Low output voltage offset, 20mV DESCRIPTION The SS6383A linear regulator is designed to provide 2A source and sink current while regulating an output voltage to within 20mV. The SS6383A converts voltage supplies ranging from 1.6V to 6V into an output voltage that is set by two external voltage-divider resistors. It provides an excellent voltage source for active termination schemes for high-speed transmission lines such as those seen in highspeed memory buses. The built-in current-limiting in source and sink mode, together with thermal shutdown, provides maximum protection to the SS6383A against fault conditions. High accuracy output voltage at full-load VOUT adjustable by external resistors Low external component count Current limit protection Thermal protection SO-8 and TO-252-5 packages APPLICATIONS Mother Boards Graphic Cards DDR Termination Voltage Supply - supports DDR1 (1.25VTT), DDR2 (0.9VTT), and meets JEDEC SSTL-2 and SSTL-3 term. specifications TYPICAL APPLICATION CIRCUIT VIN=2.5V + CIN 470F 1 2 3 VIN VOUT GND VCNTL VREF 5 R1 100K COUT 220F + VOUT 4 VCNTL=3.3V + CCNTL 47F SS6383ACE5 R2 C1 100K 100pF EN SSM7002EN This device is available with Pb-free lead finish (second-level interconnect) as SS6383AGxx 11/07/2004 Rev.2.01 www.SiliconStandard.com 1 of 7 SS6383A(G) ORDERING INFORMATION SS6383AXXX XX Packing TR: Tape and reel Package type CE5: TO-252-5, commercial GE5: TO-252-5, Pb-free, commercial CS: SO-8, commercial GS: SO-8, Pb-free, commercial Example: SS6383AGE5TR in TO-252-5 package, Pb-free lead finish, shipped on tape and reel PIN CONFIGURATION TO-252-5 TOP VIEW 1: VIN 2: GND 3. VCNTL 4. VREF 5: VOUT 1234 5 SO-8 TOP VIEW VIN 1 GND 2 VREF 3 VOUT 4 8 VCNTL 7 VCNTL 6 VCNTL 5 VCNTL ABSOLUTE MAXIMUM RATINGS Supply Voltage Operating Temperature Range Storage Temperature Range Lead Temperature (Solder, 10sec) Thermal Resistance JC TO-252 SO-8 Thermal Resistance JA (Assumes no ambient airflow, no heatsink) -0.4V to 7V -40C~85C -65C ~150C 260C 12.5C /W 40C /W TO-252 SO-8 100C /W 160C /W Absolute Maximum Ratings are those values beyond which the life of a device may be impaired. 11/07/2004 Rev.2.01 www.SiliconStandard.com 2 of 7 SS6383A(G) TEST CIRCUIT 2.5V 1 2 3 VIN VOUT GND VREF VCNTL SS6383ACE5 4 5 VOUT + 1.25V COUT 10F 3.3V ELECTRICAL CHARACTERISTICS (VCNTL=3.3V, VIN=2.5V, VREF=0.5VIN, COUT=10F, TA=25C, unless otherwise specified) PARAMETER Input Voltage (DDR1/2) Output Voltage Output Voltage Offset Load Regulation (DDR1/2) Quiescent Current TEST CONDITIONS Keep VCNTLVIN during power on and off sequences IOUT = 0mA IOUT = 0mA IOUT =0.1mA ~ +2A IOUT =0.1mA ~ -2A VREF<0.2V, VOUT = OFF SYMBOL VIN VCNTL VOUT VOS VLOR IQ ICNTL 0 IIL 2.2 3 -20 10 10 8 3 MIN. 1.6 3.0 TYP. 2.5/1.8 V 3.3 VREF 20 20 mV 20 30 10 1 4.5 A mA A A 6 V mV MAX. UNIT Operating Current of VCNTL No load VREF Bias Current Current Limit THERMAL PROTECTION Thermal Shutdown Temperature Thermal Shutdown Hysteresis 3.3VVCNTL5V Guaranteed by design VREF=1.25V TSD 125 150 C C 30 SHUTDOWN SPECIFICATIONS Shutdown Threshold Output ON (VREF=0V 1.25V) Output OFF (VREF=1.25V 0V) 0.8 V 0.2 Note 2: VOS is the voltage measurement, which is defined as the difference between VOUT and VREF. Note 3: Load regulation is measured at constant junction temperature, using pulse testing with a low ON time. Note 4: Current limit is measured by pulsing a short time. Note 5: To operate the system safely; V CNTL must be always greater than VIN. Note 6: Specifications are guaranteed by Statistical Quality Controls (SQC), and not production tested, within the operating temperature range of -40C to 85C. 11/07/2004 Rev.2.01 www.SiliconStandard.com 3 of 7 SS6383A(G) TYPICAL PERFORMANCE CHARACTERISTICS 0.52 Threshold Voltage (V) 0.48 0.44 0.40 0.36 0.32 VIN=2.5V Threshold Voltage (V) VCNTL=3.3V 0.52 0.48 0.44 0.40 0.36 0.32 VCNTL=5V VIN=2.5V -20 0 20 40 60 80 100 120 40 20 0 20 40 60 80 100 120 Temperature (C) Fig. 1 Turn-On Threshold vs. Temp. Temperature (C) Fig. 2 Turn On Threshold vs. Temp. 5 Output Voltage Offset (mV) 4.5 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.5 0.0 -40 Sourcing Current (A) VCNTL=3.3V VIN=2.5V VREF=1.25V No Load VCNTL=3.3V, VIN=2.5V 4 3 2 1 0 -40 VOUT=1.25V -20 0 20 40 60 80 100 120 -20 0 20 40 60 80 100 120 Temperature (C) Fig. 3 Output Voltage Offset vs. Temp. Temperature (C) Fig. 4 Current-Limit (Sourcing) vs. Temp. 5 VCNTL=3.3V, VIN=2.5V Sinking Current (A) 4 VOUT=1.25V 3 2 1 0 -40 -20 0 20 40 60 80 100 120 Temperature (C) Fig. 5 Current Limit (Sinking) vs. Temp. 11/07/2004 Rev.2.01 www.SiliconStandard.com 4 of 7 SS6383A(G) TYPICAL PERFORMANCE CHARACTERISTICS (Continued) VCNTL=3.3V, VIN=2.5V VREF=1.25V VCNTL=3.3V VIN=2.5V VREF=1.25V Fig. 6 Output Short-Circuit (Sinking) Fig.7 Output Short-Circuit (Sourcing) VCNTL=3.3V, VIN=2.5V VREF=1.25V VCNTL=3.3V VIN=1.8V VREF=0.9V Fig.8 Transient Response at 1.25VTT/2A Fig. 9 Transient Response at 0.9VTT/2A BLOCK DIAGRAM VCNTL VIN + Control VREF VOUT Current Limit Thermal Shutdown VOUT Shutdown GND 11/07/2004 Rev.2.01 www.SiliconStandard.com 5 of 7 SS6383A(G) PIN DESCRIPTIONS (TO-252-5) PIN 4: PIN 1: - Input supply pin. It provides main power to create the external reference voltage by divider resistors for regulating VREF and VOUT. GND - Ground pin. VCNTL - Input supply pin. It is used to supply all the internal control circuitry. VIN PIN 5: VREF - Reference voltage input. Pull this pin low to shutdown device. VOUT - Output pin. PIN 2: PIN 3: APPLICATION INFORMATION Layout Consideration As the SS6383A is in SO-8 and TO-252-5 packages, it is unable to dissipate heat easily when it operates at high current. To avoid exceeding the maximum junction temperature, a suitable copper area must be used. The large copper area shown at V CNTL pins is able to relieve the thermal dissipation. Using the via to direct heat into the large copper area shown on the bottom layer also helps significantly. All capacitors should be placed as close as possible to the relevant pins. Figure 10. Top layer Figure 11. Bottom layer Figure 12. Placement 11/07/2004 Rev.2.01 www.SiliconStandard.com 6 of 7 SS6383A(G) PHYSICAL DIMENSIONS SO-8 D SYMBOL A A1 H E MIN 1.35 0.10 0.33 0.19 4.80 3.80 5.80 0.40 MAX 1.75 0.25 0.51 0.25 5.00 4.00 6.20 1.27 B C D E e A C A1 e H L L 1.27(TYP) B TO-252-5 E b3 L3 A c2 SYMBOL A A1 b3 c2 D H MIN 2.19 0 5.21 0.46 5.33 6.35 MAX 2.38 0.13 5.46 0.58 5.59 6.73 1.27 BSC 10.41 1.78 2.67 REF 0.51 BSC D E e H L 9.40 1.4 e A A L1 L2 L3 L L2 L1 A1 1.52 0 2.03 8 Information furnished by Silicon Standard Corporation is believed to be accurate and reliable. However, Silicon Standard Corporation makes no guarantee or warranty, express or implied, as to the reliability, accuracy, timeliness or completeness of such information and assumes no responsibility for its use, or for infringement of any patent or other intellectual property rights of third parties that may result from its use. Silicon Standard reserves the right to make changes as it deems necessary to any products described herein for any reason, including without limitation enhancement in reliability, functionality or design. No license is granted, whether expressly or by implication, in relation to the use of any products described herein or to the use of any information provided herein, under any patent or other intellectual property rights of Silicon Standard Corporation or any third parties. 11/07/2004 Rev.2.01 www.SiliconStandard.com 7 of 7 |
Price & Availability of SS6383ACSTR
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |